A 1-GS/s, 12-b, Single-Channel Pipelined ADC With Dead-Zone-Degenerated Ring Amplifiers

Jorge Luis Lagos Benites, Benjamin Hershberg, Ewout Martens, Piet Wambacq, Jan Craninckx

Research output: Contribution to journalArticlepeer-review

26 Citations (Scopus)


Ring amplification has recently been shown capable of simultaneously achieving high linearity and high bandwidth (BW) in low-voltage, deep nanoscale CMOS processes, while retaining good power efficiency. In these processes, the low but very flat open-loop (OL) gain versus output voltage characteristic of the ring amplifier can be exploited, together with its high BW, to overcome the low intrinsic gain limitations that otherwise mandate the use of power-consuming analog circuits and complex digital calibration. Within this context, this paper introduces the techniques of dead-zone degeneration (DZD) and second-stage bias enhancement to further extend the linearity and speed limits of the ring amplifier, respectively. These techniques are applied to a 12-b, 1-GS/s, single-channel pipelined ADC implemented in a 28-nm planar CMOS process, which achieves 56.6-dB SNDR and 73.1-dB SFDR while consuming 24.8 mW from a single 0.9-V supply, resulting in Schreier and Walden figure-of-merit (FoM) values of 159.6 dB and 45 fJ/conv.-step, respectively.
Original languageEnglish
Article number8618444
Pages (from-to)646-658
Number of pages13
Issue number3
Publication statusPublished - 18 Jan 2019


  • Bias enhancement
  • Gain boosting
  • Pipelined ADC
  • Ring amplifier
  • Ringamp
  • Single-channel


Dive into the research topics of 'A 1-GS/s, 12-b, Single-Channel Pipelined ADC With Dead-Zone-Degenerated Ring Amplifiers'. Together they form a unique fingerprint.

Cite this