A 22.5-27.7-GHz Fast-Lock Bang-Bang Digital PLL in 28-nm CMOS for Millimeter-Wave Communication with 220-fs RMS Jitter

Cheng Hsueh Tsai, Federico Pepe, Giovanni Mangraviti, Zhiwei Zong, Jan Craninckx, Piet Wambacq

Research output: Chapter in Book/Report/Conference proceeding › Conference paper

1 Citation (Scopus)

1 Active

1 results

Active

SRP19: Strategic Research Programme: Center for model-based system improvement - From Computer-Aided Engineering to Model-Aided Engineering
Vandersteen, G., Rolain, Y., Wambacq, P., Kuijk, M., Vandersteen, G., Rolain, Y., Wambacq, P. & Kuijk, M.
1/11/12 → 31/10/24
Project: Fundamental