A 950 MHz Clock 47.5 MHz BW 4.7 mW 67 dB SNDR Discrete Time Delta Sigma ADC Leveraging Ring Amplification and Split-Source Comparator Based Quantizer in 28 nm CMOS

Lucas Moura Santana, Ewout Martens, Jorge Luis Lagos Benites, Benjamin Hershberg, Piet Wambacq, Jan Craninckx

Research output: Contribution to journalArticle

Abstract

This article presents a delta sigma modulator (DSM) analog to digital (ADC) that uses ring amplifiers as integrators to relax speed and efficiency bottlenecks in discrete-time (DT) oversampled ADCs. Its multi-bit quantizer is based on split source (SS) comparators, adding flexibility and power efficiency. The complete oversampling ADC is designed as a 3rd-order cascade of integrator with feed forward (CIFF) with a 4-bit quantizer, and it achieves a peak signal-to-noise and distortion ratio (SNDR) of 67 dB and DR of 70.0 dB with 47.5-MHz bandwidth when clocked at 950 MHz. This is the highest bandwidth reported to date among single-channel DT DSM ADCs and demonstrates a viable alternative to continuous-time (CT) DSM ADCs for wideband oversampling applications. With a power consumption of 4.7 mW from a 1-V supply, figure of merit (FoM) Schreier and Walden are 167.0 dB and 27.0 fJ/c.s, respectively, demonstrating efficient DT delta-sigma conversion with high bandwidth.
Original languageEnglish
Pages (from-to)2068-2077
Number of pages10
JournalIEEE JOURNAL OF SOLID-STATE CIRCUITS
Volume57
Issue number7
DOIs
Publication statusPublished - 13 Apr 2022

Keywords

  • Mixed Signal Design
  • Delta Sigma Modulator
  • integrated circuit design
  • analog to digital converter

Fingerprint

Dive into the research topics of 'A 950 MHz Clock 47.5 MHz BW 4.7 mW 67 dB SNDR Discrete Time Delta Sigma ADC Leveraging Ring Amplification and Split-Source Comparator Based Quantizer in 28 nm CMOS'. Together they form a unique fingerprint.
  • A 47.5MHz BW 4.7mW 67dB SNDR Ringamp Based Discrete-Time Delta Sigma ADC

    Moura Santana, L., Martens, E., Lagos Benites, J. L., Hershberg, B., Wambacq, P. & Craninckx, J., 13 Sep 2021, ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC). Grenoble, France: IEEE, p. 207-210 4 p. (ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference, Proceedings).

    Research output: Chapter in Book/Report/Conference proceedingConference paper

Cite this